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Abstract
In modern runtime systems, memory layout calculations
are hand-coded in systems languages. Primitives in these
languages are not powerful enough to describe a rich set
of layouts, leading to reliance on ad-hoc macros, numer-
ous interrelated static constants, and other boilerplate
code. Memory management policies must also carefully
orchestrate their application of address calculations in
order to modify memory cooperatively, a task ill-suited
to low-level systems languages at hand which lack proper
safety mechanisms.
In this paper we introduce Floorplan, a declarative
language for specifying high level memory layouts. Con-
straints formerly implemented by describing how to com-
pute locations are, in Floorplan, defined declaratively
using explicit layout constructs. The challenge here was
to discover constructs capable of sufficiently enabling
the automatic generation of address calculations. Floor-
plan is implemented as a compiler for generating a Rust
library. In a case study of an existing implementation
of the immix garbage collection algorithm, Floorplan
eliminates 55 out of the 63 unsafe lines of code: 100% of
unsafe lines pertaining to memory safety.
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1 Introduction
The design of a memory manager is often hidden away
in the runtime system and rarely discussed the way
more prominent language features, such as syntax and
semantics, are. A number of factors contribute to this
state of affairs. First, each implementation of a managed
language typically has its own memory manager, built
from scratch, resulting in an almost total absence of
shared code. Second, runtime system code is difficult
to comprehensively understand: low-level and intricate,
with a premium placed on performance. Finally, crucial
design elements are often buried in the code, such as
in simple yet pervasive pointer arithmetic and bitwise
manipulations. These operations have ramifications on
design elements across the entire system. As a result,
these design elements are intrinsically hard to get correct
the first time, and hard to diagnose when they are incor-
rect. Without a specification of these design elements,
properties of a memory management algorithm are diffi-
cult or impossible to check and reason about formally.
Documentation, when present, is in the form of informal
and often inaccurate or ambiguous comments. Tradi-
tional memory safety tools [17] fall short because they
typically assume that the memory allocator is allocating
memory correctly in the first place.
In this work we take a first step toward remedying this
situation: we present a declarative, domain-specific lan-
guage (DSL), called Floorplan, for describing the struc-
ture of a heap as laid out by a memory manager. Floor-
plan is inspired by PADS [10], a language for describing
ad hoc data file formats. A Floorplan specification looks
like a grammar, augmented with memory management
specific features. Floorplan provides powerful ways to
specify the sizes, alignments, and relationships among
chunks of memory, resulting in very compact descrip-
tions. The key idea is that any correct state of the heap
can be represented as a string (a sequence of bytes or
tokens) derivable from a Floorplan grammar. Grammars
are a natural choice because they match the configura-
tion of most modern memory managers, which comprise
layers of code that carve up memory into smaller and
smaller pieces. Every [1], [2], [5], [6], [8], [11], [12], [13],
[15], [16], memory manager we’ve studied exhibits this
allocation scheme.
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Note that Floorplan does not attempt to capture the
policy details of any particular memory management al-
gorithm. The closest Floorplan gets to capturing policy
details is in its ability to logically connect multiple pieces
of memory, e.g. a bit map representing allocated cells
in a block. The Floorplan compiler generates the low-
level mechanisms — pointer calculations, bit masking,
etc. — that the developer calls in order to implement
some memory management policy. For example, the
Floorplan compiler automates the synthesis of constants
and pointer calculations for accessing an object live-
ness bitmap while saying nothing about how liveness or
reachability are computed. Ongoing future work aims to
leverage Floorplan specifications to debug algorithmic
errors resulting in memory corruption. Such temporal
errors are not easily detectable with frameworks like
Valgrind [17] and PIN [14]. These frameworks can be
leveraged more methodically with a layout specification
language like Floorplan.
1.1 Contributions
To summarize, this work makes the following contribu-
tions:
∙ A declarative specification language based in part
on a novel formalization of union types in Sec-
tion 5. Floorplan allows users to express a memory
layout as a specification, defining the spatial rela-
tionships among one or more system-defined types
of memory.
∙ The Floorplan specification of the layout of a state-
of-the-art garbage collection algorithm: immix as
implemented in Rust.
∙ Formal rules for translating surface syntax to a core
expression language, and a denotational semantics
for how toreduce a memory layout to a set of trees
with bytes at their leaves.
∙ A Floorplan compiler targeting Rust.
∙ Boilerplate reduction and memory safety results
from integrating a Floorplan specification with the
Rust implementation of immix [13].
2 Motivation
Spatial layout is fundamental to the problem of dynamic
memory management. Memory managers employ a vari-
ety of layout schemes to carve up raw memory, and each
scheme is influenced by the particular algorithm being
implemented. Great care goes into designing a layout
which permits highly efficient operation of crucial layout
operations. For example, a generational garbage collector
might be laid out such that the nursery is in a lower part
of memory than the older space. This choice allows the
write barrier to be implemented exclusively with address
comparisons. Similarly, a free-list allocator might divide
int SCALAR_HEADER_SIZE =
JAVA_HEADER_BYTES + OTHER_HEADER_BYTES;
int ARRAY_HEADER_SIZE =
SCALAR_HEADER_SIZE + ARRAY_LENGTH_BYTES;
/** offset of object reference
from the lowest memory word */
Offset TIB_OFFSET = JAVA_HEADER_OFFSET;
Offset STATUS_OFFSET = TIB_OFFSET.plus(STATUS_BYTES );
Offset AVAILABLE_BITS_OFFSET =
VM.LittleEndian ?
STATUS_OFFSET
: STATUS_OFFSET.plus(STATUS_BYTES - 1);
int HASH_CODE_SHIFT = 2;
Word HASH_CODE_MASK =
Word.one()
.lsh (10)
.minus(Word.one())
.lsh(HASH_CODE_SHIFT );
/** How many bits are allocated to a thin lock? */
int NUM_THIN_LOCK_BITS = ADDRESS_BASED_HASHING ? 22 : 20;
/** How many bits to shift to get the thin lock? */
int THIN_LOCK_SHIFT = ADDRESS_BASED_HASHING ? 10 : 12;
Figure 1. Code fragment from Jikes RVM [2] showing
some of the Java header related constants.
pages into cells of equal size, like an array, with a bit
map of free cells at the start of each page. This design
allows the meta-data to be found by simply masking off
the low bits of any cell address; the corresponding bit
can then be computed easily by dividing the low bits of
the address by the cell size. These optimizations improve
performance, but are only valid if the layout permits
them.
Software maintenance. In all the memory managers
we’ve studied, spatial layout is only formally expressed by
the code that implements it. Figure 1 is a typical example,
taken from MMTk [7], the memory management toolkit.
Notice, in particular, the calculation of the hash code
mask – clearly, great care is required to write, modify,
and maintain such code. While MMTk is among the
most meticulously engineered of memory mangers, this
memory manager consists of boilerplate code in excess
of 2, 399 lines of address arithmetic calulations as per
the following bash command:
$ find MMTk/ rvm/ -name *.java -exec egrep \
-e "\.(one|lsh|plus|minus|rshl|and|EQ)\(" \
-e "\.(zero|isZero|diff|store|load)\(" "{}" \; \
| wc -l
2399
Static typing. A common problem in the memory man-
agement field occurs when a memory manager is imple-
mented with generic pointer types exhibiting memory-
related bugs. Often such generic pointers are distinguish-
able based on their value. Suspicious pointer values are
manually detected based on intrinsic properties, such
2
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#[repr(C)]
#[ derive(Copy , Clone , Eq, Hash)]
pub struct Address(usize );
pub struct Block { start : Address }
impl Block {
pub fn start(&self) -> Address {
self.start }
pub fn first_cell (&self) -> Address {
self.start }}
Figure 2. Abbreviated snippet of Rust code from an
implementation of immix [13].
as alignment checks and assertions pertaining to rela-
tionships with other known in-memory structures, e.g.
containing blocks and regions.
Complicating matters further, specialized pointer types
need not even be distinguishable from one another by
value dynamically. For example the Rust code in Fig-
ure 2 shows code implementing a block of memory cells.
This code operates over memory with raw address types,
and consists of numerous address calculations on generic
pointer types. By this design, the address of the start of
a block is the same as the address of the first cell in that
block. Code that uses this class could call either method
– it does not matter which. If the layout changed, though,
for example by adding a bit map, then the methods
would be different. Code that calls the block.start()
method expecting a pointer to a cell would now fail at
runtime in confusing ways. These failures motivate the
approach of generating specialized address types.
Dynamic typing. In a runtime system the configura-
tion of the heap changes over time in highly mechanistic,
and largely superficial, ways. For example, the heap’s
configuration changes when a piece of addressable mem-
ory in the heap changes type. This results in new offset
and address calculations being allowed on that address.
These calculations are used to implement various allo-
cation schemes which combine, carve up, or interchange
pieces of memory.
Some allocation schemes combine multiple operat-
ing system level pieces of memory into larger pieces of
memory. For example, multiple contiguous pages can be
combined to form a single block. This combination is
typically implemented with a simple multiplication or
bit-shifting operation.
Other allocation schemes carve a single piece of mem-
ory into multiple subcomponents. For example, a block
may be carved up into cells, with a bitmap at the be-
ginning of the block. Carving up of memory is typically
implemented with a simple offset added to an address,
Code Nonterminal Explanation
||sz|| ⟨mag⟩ “has size sz”
@(sz) ⟨align⟩ “sz address alignment”
@|sz|@ ⟨magAlign⟩ “same ⟨align⟩ and ⟨mag⟩”
# Bar ⟨demarc-val⟩ “some number of Bars”
foo : Bar ⟨field⟩ “field foo contains a Bar”
Bar, Baz ⟨seq⟩ “Bar followed by Baz”
Foo -> Bar ⟨layer⟩ “Foo consists of Bar”
Bar | Baz ⟨union⟩ “one of Bar or Baz”
FOO | BAR ⟨enum⟩ “in state FOO or BAR”
Figure 3. Informal semantics of constructs and op-
erators in Floorplan. Bar and Baz represent arbitrary
⟨demarc-val⟩ values, FOO and BAR represent state flags of
an ⟨enum⟩, Foo represents an identifier, and sz is some
⟨size-arith⟩.
and a subsequent bounds check address comparison to
detect block overflow.
Finally some allocation schemes define two or more
pointer types to be interchangeable. For example, a cell of
memory is either allocated or free, with differing internal
layouts. A free cell controlled by a doubly-linked list
policy typically contains two pointers. Accesses to a
free cell must therefore be implemented with an offset
addition to the cell’s base address. Such core layout
operations are simple in isolation, yet the design choices
describing their composition are complex.
Efficiency. Address calculations need to behave such
that an amortized analysis of an allocation scheme yields
a highly efficient implementation. Existing handwritten
calculations exhibit this efficiency, so generating address
calculations to semantically and stylistically match hand-
written code makes sense. Precise control over the form
of generated code ensures efficiency-motivated size, align-
ment, and padding invariants hold. Generating code also
forgoes the manual writing of numerous lines of stylisti-
cally similar code.
Existing memory managers lack precise and formal
specifications of their memory layouts. Memory man-
agers can benefit from support for various forms of anal-
ysis, debugging, and code generation which this work
tackles. In this paper we take a generative approach:
we describe a specification language, its translation to a
core calculus, and a compiler for generating Rust code.
3 Language overview with examples
The most fundamental operation in memory manage-
ment is to take an unstructured piece of memory and to
give it structure through demarcation. Demarcation is
the dividing up of a layer of memory into a partition-
ing of components. Multiple layers of memory form an
allocation hierarchy.
3
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In order to allocate a piece of memory, a memory
manager tracks metadata distinguishing a free piece
from the same allocated piece. The state of this piece of
memory, free or allocated, determines its layout. Existing
systems written in C model this behavior with unions.
For example, the first word of a free-list based allocator’s
free piece might contain a pointer, while that same word
of memory once allocated might contain an object header.
In order to access this allocated object’s payload, a
memory manager calculates the payload’s offset from the
base of the containing piece of memory. The ordering of
fields in this piece of memory, header and payload, define
its layout. Existing systems often model the ordering
of fields with offset constants. For example, a memory
manager computes the location of a payload in terms
of the size of its header. In this section, we introduce
Floorplan with similarly motivated examples.
Grammar 1, below, through Grammar 4 specify the
syntactic constructs of a Floorplan specification in EBNF
form. For a quick reference guide on how to read a Floor-
plan specification, refer to Figure 3. The grammars below
are inline figures, which we recommend inspecting in the
order they are presented before reading the remainder
of this section.
Grammar 1: Literal lexemes. Layers & fields are types,
formals represent natural numbers, and flags for enums.
⟨layer-id⟩ ::= [A-Z][a-zA-
Z_]*
⟨field-id⟩ ::= [a-z][a-zA-Z_]*
⟨formal-id⟩ ::= [a-z][a-zA-
Z_]*
⟨flag-id⟩ ::= [A-Z][A-Z_]*
⟨literal⟩ ::= ⟨bin⟩ | ⟨int⟩
⟨bin⟩ ::= 0b[01]+
⟨int⟩ ::= [0-9]+
⟨prim⟩ ::= ‘bits’ |
‘bytes’ | ‘words’ |
‘pages’
Grammar 2: Arithmetic language for memory sizes.
⟨lit-arith⟩ ::= ⟨literal⟩ | ‘(’ ⟨lit-arith⟩ ‘)’
| ⟨lit-arith⟩ ⟨lit-arith-op⟩ ⟨lit-arith⟩
⟨lit-arith-op⟩ ::= ‘+’ | ‘−’ | ‘*’ | ‘/’ | ‘ˆ’
⟨size-arith⟩ ::= ⟨lit-arith⟩? ⟨prim⟩ | ‘(’ ⟨size-arith⟩ ‘)’
| ⟨size-arith⟩ ⟨size-arith-op⟩ ⟨size-arith⟩
⟨size-arith-op⟩ ::= ‘+’ | ‘−’
Grammar 3: Layers of memory with annotated magni-
tudes, alignments, simultaneous annotations (⟨magAlign⟩),
scoped formal parameter declarations, and containment
(⟨contains⟩) compiler annotation hints1.
1These instruct the compiler to generate functions for converting to
the containing ⟨layer-id⟩ and vice-versa when memory alignments
permit.
⟨layer-simple⟩ ::= ⟨layer-id⟩ (‘<’ ⟨formals⟩ ‘>’)? (⟨mag⟩?
⟨align⟩? | ⟨magAlign⟩?) ⟨contains⟩* ‘->’
⟨demarc-val⟩
⟨layer⟩ ::= ⟨layer-simple⟩ | ‘(’ ⟨layer-simple⟩ ‘)’
⟨mag⟩ ::= ‘||’ ⟨size-arith⟩ ‘||’
⟨align⟩ ::= ‘@’ ‘(’ ⟨size-arith⟩ ‘)’
⟨magAlign⟩ ::= ‘@|’ ⟨size-arith⟩ ‘|@’
⟨formals⟩ ::= ⟨formal-id⟩ (‘,’ ⟨formal-id⟩)* ‘,’?
⟨contains⟩ ::= ‘contains’ ‘(’ ⟨layer-id⟩ ‘)’
Grammar 4: Demarcatable atomic units of memory.
⟨demarc-val⟩ ::= (‘#’ | ⟨formal-id⟩)? (⟨enum⟩ | ⟨bits⟩ |
⟨union⟩
| ⟨seq⟩ | ⟨ptr⟩ | ⟨size-arith⟩ | ⟨macro⟩)
⟨seq⟩ ::= ‘seq’ ‘{’ ⟨demarc⟩ (‘,’ ⟨demarc⟩)* ‘,’? ‘}’
⟨union⟩ ::= ‘union’ ‘{’ ⟨demarc⟩ (‘|’ ⟨demarc⟩)* ‘|’? ‘}’
⟨demarc⟩ ::= ⟨field⟩ | ⟨layer⟩ | ⟨demarc-val⟩
⟨field⟩ ::= ⟨field-id⟩ ‘:’ ⟨demarc-val⟩
⟨ptr⟩ ::= (⟨layer-id⟩ | ⟨field-id⟩) ‘ptr’
⟨enum⟩ ::= ‘enum’ ‘{’ ⟨flag-id⟩ (‘|’ ⟨flag-id⟩)* ‘|’? ‘}’
⟨bits⟩ ::= ‘bits’ ‘{’ ⟨bits-exp⟩ (‘,’ ⟨bits-exp⟩)* ‘,’? ‘}’
⟨bits-exp⟩ ::= ⟨field-id⟩ ‘:’ ⟨size-arith⟩
⟨macro⟩ ::= ⟨layer-id⟩ (‘<’ ⟨args⟩ ‘>’)?
⟨arg⟩ ::= ⟨formal-id⟩ | ⟨literal⟩
⟨args⟩ ::= ⟨arg⟩ (‘,’ ⟨arg⟩)* ‘,’?
3.1 What is a Floorplan demarcation
In Grammar 4 we introduced the syntactic form for the
notion of a demarcation. A demarcation is a partitioning2
of a layer of a heap. A boundary position in memory
defining the partition of two or more ⟨layer⟩ and ⟨field⟩
types may (and often does) coincide with another layer’s
boundary.
For instance in our block-containing-cells motivating
example (Figure 2) the beginning boundary of a block
coincides with the boundary of that block’s first cell. We
can encode this memory layout as follows:
Cell -> seq { Header -> 1 words,
Payload -> 7 words }
Block ||2^16 bytes|| -> # Cell
(F1)
This code declares a block of cells with total size 216
bytes. The “#” operator indicates that the Cell declara-
tion should be repeated as many times as necessary in
order to exactly fill the total size. The Cell reference on
2Including finitely many partitions of size zero.
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the last line of F1 parses as a ⟨macro⟩ expression3 which
must reference a top-level ⟨layer-id⟩ declaration of the
specification file (.flp filename extension). A ⟨macro⟩
expression is syntactically replaced with its correspond-
ing declaration.
From the layout in F1 the compiler generates spe-
cialized address types for pointers to a Cell, Header,
Payload, and Block respectively. For safety reasons, a
memory manager must only be able to cast from a Block
address to a Cell address and not to, say, a Payload
address. Therefore the compiler generates (simplified
here) Rust code identical in purpose to that of Figure 2:
Types & casts generated for Code F1
pub struct CellAddr(usize );
pub struct HeaderAddr(usize );
pub struct PayloadAddr(usize );
pub struct BlockAddr(usize );
impl BlockAddr {
pub fn get_first_cell (&self) -> CellAddr {
CellAddr :: from_usize(self.as_usize ()) } }
(R1)
While this code is implementable by hand, the com-
plier systematically enforces which conversions are memory-
safe. Memory-safety in Floorplan is heavily influenced by
where coinciding boundaries occur. These occur wherever
two ⟨layer⟩ or ⟨field⟩ declarations are nested inside of one
another under one condition: the nested path traverses
neither the tail of a ⟨seq⟩ nor ⟨demarc-val⟩ annotated
with a repetition4. Under this condition, Floorplan se-
mantics (Section 5) guides the compiler in generating
safe address conversions. Statically unsafe conversions
are disallowed by construction.
3.2 Implementing bit-fields and repetitions
A header word on an object in a memory manager typi-
cally relies on intricately implemented offset constants
to function, like back in Figure 1. For example, we might
want to modify the Header portion of Code F1 to sup-
port bit-level manipulation in a traditional mark-sweep
garbage collector:
Header @|1 words|@ -> bits {
MARK : 1 bits, REF : 7 bits,
UNUSED : (1 words - 1 bytes) }
(F2)
First, Code F2 constrains the alignment of header
words to start on a @|1 words|@ boundary. In addition,
the memory manager needs to be able to access (read and
write) the contents of the MARK and REF bits in order to
3Macros are not formally specified: they are a pre-processing pass
to the compiler. Recursive macros are forbidden.
4More on ⟨#⟩ and ⟨formal-id⟩ repetitions four paragraphs from
here.
mark and record the location of pointers in the payload,
respectively. To facilitate this requirement, the compiler
generates, e.g., the following constants and accessors:
Offset constants generated from Code
F2
struct HeaderAddr(usize );
impl HeaderAddr {
pub const MARK_LOW_BIT : usize = 0;
pub const MARK_NUM_BITS : usize = 1;
pub const MARK_MASK : u8 = 0b00000001;
pub const REF_LOW_BIT : usize = 1;
pub const REF_NUM_BITS : usize = 7;
pub const REF_MASK : u8 = 0b11111110;
pub fn set_MARK_bit (&self , val: bool) {
self.store::<u8 >(val as u8) }
pub fn get_MARK_bit (&self) -> bool) {
(self.load::<u8 >() as bool) } }
(R2)
Furthermore, a memory manager must be able to
allocate pointers in the payload and mark their location
in the REF field.5 For example, the layout can dictate
that pointer fields in an application object comprise the
first 𝑛 words of the payload by replacing the Payload in
F1 with:
Payload ||7 words|| -> seq {
refs: # (Cell ptr), rem: # (1 words) }
(F3)
Notice here that the two “#” operators act together to
fill the necessary space (7 words) available to them. Code
F3 denotes 8 distinct layouts: the number of permuta-
tions by which two natural numbers can sum to 7. These
permutations include (0 pointers, 7 words), (1 pointer, 6
words), and so on until (7 pointers, 0 words). In order to
allocate some number of pointers, the compiler needs to
give us a way to (1) access the refs field of a Payload,
(2) initialize a pointer to the rem field, and (3) allocate
an additional cell pointer. Code R3 below exhibits these
functions:
Allocation pattern generated from
Code F3
impl PayloadAddr {
pub fn cast_payload_to_refs (&self)
-> RefsAddr { // #1
RefsAddr(self.as_usize ()) }
pub fn init_rem_after_refs(p1: RefsAddr
, bytes: usize) -> RemAddr { // #2
debug_assert!(bytes%BYTES_IN_POINTER ==0);
p1.plus::<RemAddr >(bytes) }
pub fn bump_new_Cell_ptr(rhs: RemAddr)
-> (CellAddr , RemAddr) { // #3
(rhs.plus(0),rhs.plus(BYTES_IN_POINTER )}}
(R3)
5How the runtime determines which REF bit marks which payload
word is outside the scope of this work.
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Take for granted that we have access to the PayloadAddr
of some cell. Function #1 above accesses the refs field
of our payload. From this address we can initialize, with
#2, the remainder (rem) to start zero bytes after the
start of the payload. With #3 we can then allocate a new
pointer with our RemAddr returned by #2. To allocate
more pointers we iterate as necessary over #3, because
#3 returns an updated RemAddr. The compiler knows to
generate this allocation pattern because two adjacent
fields each contain a repetition.
3.3 Implementing union types
In contrast to Code F3, we might want a more permissive
object field layout where pointer fields can appear in any
order in the payload. For example:
Payload ||7 words|| ->
# union { Cell ptr | (1 words) }
(F4)
In F4, the “#” operator acts to fill precisely 7 words
of memory. In doing so, this particular “#” operates
equivalently to the POSIX Extended Regular Expression
(ERE) limited repetition expression (a|b){7}. As with
this regex, F4 denotes 27 = 128 distinct layouts: the
number of permutations (with repeats) of the elements
of the union fitting into 7 words. If instead we made
a typo and wrote (10 words) in place of (1 words),
the compiler reports to us a consistency warning: the
(10 words) branch of the union in F4 is dead code which
does not contribute to a valid payload.
3.4 Implementing lookup tables
A memory manager often relies on metadata in lookup ta-
bles and byte maps. To indicate the relationship between
metadata and memory it describes, the same ⟨formal-id⟩,
cnt, can logically link two or more pieces of memory:
Cell<sz> -> sz (1 words)
SizeKls<sz, cnt> @|2^16 bytes|@ -> seq {
cells: cnt Cell<sz>, map: cnt (1 bytes) }
Kls16 -> SizeKls<16>
(F5)
Code F5 implements a 16-word size-class block of
memory, with a byte map at the end of each block.
Note that macro expressions are curried, so only the
first argument need be expanded on the last line above.
The compiler generates functions capable of translating
between a cell and its corresponding byte entry in the
map. For example in order to update the byte entry of
some cell, we can call the set function in Code R5 on
that cell’s address, along with the value we want the
map to remember:
Mapping code generated from Code
F5
pub struct Cell_16 ([usize; 16]);
pub struct Cell2Byte {
pub fBase: CellAddr , // from
pub tBase: ByteAddr , // to
pub e: Kls16EndAddr }
impl Cell2Byte {
pub fn set(&self , fA: CellAddr , val: u8) {
debug_assert!(fA >= self.fStart );
let idxV = (fA - self.fBase) >> 7;
let loc = self.tBase.offset::<Cell_16 >(idxV);
debug_assert!(self.e > loc); loc.store(val); } }
(R5)
Dozens more functions are generated alongside set()
in Code R5. We struggled to define meaningful nam-
ing schemes for generated address-types. For example
Cell_16 above comes from the ⟨macro⟩ expressions on
the third and fourth lines of Code F5. Code R5 also
exemplifies generated debugging assertions. Again, while
these assertions can be manually written, formally deriv-
ing the largely trivial ones such as these bounds checks
is feasible.
4 Study: Immix in Rust
In this section, Figure 4 introduces the notion of a
demarcation diagram and Figure 5 shows the Floor-
plan specification of immix in Rust. For a precise han-
dling of Floorplan semantics, see Section 5. Throughout
this section subscripts on words1 indicate line numbers
in Figure 5.
4.1 Immix specification
Figure 5 shows the Floorplan specification for the Rust
implementation [13] of the immix garbage collection algo-
rithm. The heap is represented as a Region1 parametrized
by three formal arguments: the number of blocks, lines,
and number of words wrds in the region. Note that once
num_blocks is fixed, the other two take on fixed values.6
This constraint we have made is self-imposed, and not
a part of Floorplan semantics. We debated including
a version of the ⟨union⟩ operator which enforces size-
equivalence of constituents, but decided against it for
simplicity reasons: two flavors of the union operator
arguably degrades comprehensibility.
A Region1 layer consists of a single Space2 followed
by some metadata fields for marking lines16, looking up
reference bytes17, and setting mark bits18. RefBits24
and MarkBits30 both represent bit-fields which consume
one byte of memory. Note that bit order for a RefBits24
6The default immix heap is half a gigabyte of memory: 8000 blocks,
more than 2 million lines, and over 65 million words on a 64-bit
machine.
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Region ->
Space ->
Block ->
Cell ->
Space
(Block | FreeBlock)
# Cell # words
# words
lms refs mks
Block
Ce
ll
Ce
ll
Ce
ll
Fr
ee
Ce
ll
Fre
eBl
ock
cells cursor
remainder
limit
cell_0 cell_1 cell_2 cell_3 payload
Cell ptr
LineMark RefBits MarkBits
num_blocks
Figure 4. A four-layered demarcation diagram depict-
ing the immix-rust layout. Each layer corresponds to a
⟨layer⟩ definition from Figure 5. Each layer is then fur-
ther demarcated into ⟨field⟩ fields, ⟨demarc-val⟩ values,
and other ⟨layer⟩ layers.
is defined such that the OBJ_START26 bit occurs at a less
significant bit than the REF27 bits. SHORT_ENCODE25 is
the least significant (ones) bit.
Notice here7 that a block of memory is annotated with
the fact that it contains lines. The annotation indicates
to the Floorplan compiler that it should generate code for
converting between a Line14 and its containing Block6,
and vice-versa. The conditions under which this code
gets generated relies on the presence of known sizes and
alignments for lines and blocks respectively.
In this [13] version of immix, objects do not have a
header word. Instead each cell’s corresponding RefBits24
in the refs17 array tracks which words13 of memory in
the Space2 correspond to the start of an object, OBJ_-
START26. The implementation of the immix algorithm
determines how many heap references are in some cell
by looking up the first 4 bits of the corresponding REF27
field of that cell’s RefBits17.
This implementation of immix extracts the applica-
tion’s root set directly from the stack and registers. The
Stk31 and Registers33 are both assumed to be some
number of Cell pointers31,33 followed by a lowWater32
mark and regsEnd34 ending address respectively. The
implementation performs conservative stack and register
scanning.
1 Region<num_blocks, lines, wrds> -> seq {
2 Space @(2^19 bytes)@ -> union {
3 num_blocks union {
4 FreeBlock @(2^16 bytes)@ -> seq {
5 2^16 bytes }
6 | Block ||2^16 bytes|| @(2^16 bytes)@
7 contains(Line) -> seq {
8 cells : # union {
9 FreeCell @(1 words)@ -> # words
10 | Cell },
11 remainder : # words,
12 limit : 0 words } }
13 | wrds (1 words)
14 | lines Line @|2^8 bytes|@
15 contains(Cell) -> # bytes },
16 lms : lines LineMark,
17 refs : wrds RefBits,
18 mks : wrds MarkBits }
19 Cell @(1 words)@ contains(Word) -> union {
20 seq { cell_0 : Cell ptr,
21 cell_1 : Cell ptr, cell_2 : Cell ptr,
22 cell_3 : Cell ptr, payload : # words }
23 | # words }
24 RefBits ||1 bytes|| -> bits {
25 SHORT_ENCODE : 1 bits,
26 OBJ_START : 1 bits,
27 REF : 6 bits }
28 LineMark -> enum { Free | Live | FreshAlloc
29 | ConservLive | PrevLive }
30 MarkBits ||1 bytes|| -> bits { MARK : 8 bits }
31 Stk -> seq { stack : # seq { Cell ptr },
32 lowWater : 0 words }
33 Registers -> seq { regs : # seq { Cell ptr },
34 regsEnd : 0 words }
Figure 5. The Floorplan specification of immix as
implemented in Rust [13].
Core value syntax
Address 𝛼 ∈ N
Identifier ℓ, 𝑓 ∈ Strings
Values 𝜈 ::= 1 bytes | 0 bytes | T 𝜈1 𝜈2 | N ℓ 𝜈
Type 𝜏 ::= { 𝜈 }
Figure 6. Syntactic forms of core Floorplan values. ℓ is
for ⟨layer-id⟩ and ⟨field-id⟩, while 𝑓 is for a ⟨formal-id⟩.
5 Semantics
In this section we present the semantics of a Floor-
plan specification to be the set of heaps which satisfy
the specification, with satisfaction as defined in Figure 9.
Note that Floorplan semantics do not suffice to ingest
raw pages.
5.1 Concrete value semantics
We represent an instance of a memory layout as a tree,
as in Figure 6. Addresses are natural numbers represent-
ing locations in a flat addressable sequence of bytes. A
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hd tl
K0
1 lft rgt
1 1 1 1
K0: 𝑛 = 1, #0 = 3 bytes
hd tl
K1
1 lft rgt
1 1
lft rgt1
1
K1: 𝑛 = 2, #0 = 0 bytes, #1 = 1
byte
hd tl
K2
1 lft rgt
1 1
lft rgt1
1
K2: 𝑛 = 2, #0 = 1 byte, #1 = 0
bytes
Figure 7. The three layouts for Code F6, with satisfying assignments to Equation 5.1.
Core calculus
Nats 𝑛,𝑚, 𝑐 ∈ N
Alignment ?ˆ? ∈ N+
Exp 𝑒 ::= Prim 𝑛 | Con 𝑛 𝑒 | 𝑒 @ ?ˆ?
| 𝑒1 + 𝑒2 | 𝑒1 ‖ 𝑒2 | 𝑦 :: 𝑒 | ∃ 𝑓 . 𝑒
| 𝑓 # 𝑒
Size 𝛿 ::= 𝑚
Environment 𝜃 ::= {𝑓 ↦→ 𝑛}
Config 𝜒 ::= (𝛼, 𝛿, 𝑒)
Figure 8. Core expression language representing a
Floorplan specification. A function 𝛾 with type 𝜒→ 𝜏
models the semantics of a memory layout.
value is a rooted binary tree with leaves each represent-
ing either zero or one byte. Trees may be interspersed
with named “N” components, mapping directly back to
named types in a Floorplan specification, as will become
apparent by the semantics in the following Section 5.2. A
finite set of trees represents a concrete type of memory.
An in-order traversal over a tree defines the order in
which bytes at the leaves of the tree occur contiguously
in memory. Finally, leaves(𝜈) computes the number of
1-byte leaves in the tree as defined below, equivalent to
the number of bytes the tree consumes in memory.
leaves(1 bytes) = 1
leaves(0 bytes) = 0
leaves(𝑇 𝜈1 𝜈2) = leaves(𝜈1) + leaves(𝜈2)
leaves(𝑁 ℓ 𝜈) = leaves(𝜈)
5.1.1 Example: the trees of a specification
Before introducing the core calculus, take the following
Floorplan declaration:
K<n> |5 bytes| -> seq { hd : n (1 bytes),
tl : n seq { lft : 1 bytes, rgt : # bytes } }
(F6)
This code represents the three distinct memory layouts
as depicted in Figure 7, one for each feasible assignment
of natural numbers to 𝑛 and the “#”. The 𝑛 = 0 case
is not feasible because that case consumes 0 ̸= 5 bytes.
Similarly the 𝑛 = 3 case is not feasible because the
hd consumes 3 bytes and the tl consumes at least 3
bytes, one for each copy of lft, which sums to at least
6 ̸= 5 bytes. Formally, for constants 𝑛,#𝑖 ∈ N, memory
layout instances must satisfy the following constraint
satisfaction [3] equation:
𝑛+
𝑛−1∑︁
𝑖=0
𝑛 * (1 + #𝑖) = 5 (5.1)
Equation 5.1 above was written by hand, and is not
formally synthesized by the compiler. We will see in
Section 5.2.1 how to reduce Code F6 to tree K0 from
Figure 7.
5.2 Abstract expression semantics7
Now we define the core expression language as in Fig-
ure 8. Each expression 𝑒 denotes a memory layout. A
memory layout has a corresponding (possibly empty)
set of values 𝜈 representing a type 𝜏 computable by the
memory layout modeling function 𝛾 in Figure 9. A prim-
itive expression (Prim 𝑛) denotes a contiguous (possibly
empty7) sequence9 of 𝑛 bytes. Similarly, a constrained
expression (Con 𝑛 𝑒) denotes a contiguous sequence of 𝑛
bytes, but only for the (possibly non-existent13) memory
layout instances for which the substructure denoted by
𝑒 fits precisely12 into 𝑛 bytes. An aligned expression (𝑒
@ ?ˆ?) denotes a memory layout for which the address of
7Subscripts1 on2 words3correspond to lines in Figure 9
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the first byte of memory of the layout must be a natural
number multiple15 of ?ˆ? bytes.
The remaining operators are the concatenation “+”
and union “‖” binary operators, as well as name binding
with 𝑦 :: 𝑒. A concatenation of two expressions denotes
the contiguously laid out sequence2−4 of those two ex-
pressions. A union of two expressions denotes a left-most
aligned instance of either the first5 or the second6 ex-
pression. A named expression 𝑦 :: 𝑒 binds17,18 the name
𝑦 to the expression 𝑒. An existentially quantified expres-
sion ∃ 𝑓 . 𝑒 brings the variable 𝑓 into scope20 in the
subexpression 𝑒.
A variable on a repetition, the 𝑓 in (𝑓 # 𝑒), may
be referenced multiple times. Each reference must also
take on the same fixed value. This feature causes a
Floorplan specification (i.e. grammar) to be non-regular:
there exist Floorplan grammars which fail the Pumping
Lemma.
5.2.1 Denotations: reducing Code F6 to core
values
Figure 9 shows our core denotational semantics, the first
three parameters of which are 𝛾: 𝛼, 𝑚, and 𝜃. 𝛼 repre-
sents the base address of a memory layout, 𝑚 represents
the precise number of bytes in which the layout must fit,
and 𝜃 represents a name environment. As the compila-
tion rules (upcoming in Section 5.3) are not particularly
important to understand core Floorplan semantics, we
give Code F6 translated to the core calculus here:
K :: (∃ 𝑛 . Con 5 (
(hd :: 𝑛 # (Prim 1)) +
(tl :: 𝑛 # ((lft :: (Prim 1))
+ (rgt :: (∃ 𝑓0 . 𝑓0 # (Prim 1))))))
(C6)
Of note on the fourth line of C6, the existentially
bound 𝑓0 variable materializes by way of Rule (2) of Fig-
ure 10. Furthermore, listed below are the steps through
the semantics in that figure for reducing Code C6 to the
hd sub-branch of the left-most tree K0 of Figure 7:
Memory layout model 𝛾
1 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒1 + 𝑒2) )
2 = { 𝑇 𝑟1 𝑟2 | 𝑟1 ∈
𝑚⋃︀
𝑖=0
𝛾 ( (𝛼, 𝑖, 𝜃, 𝑒1) )
3 , 𝑟2 ∈ 𝛾 ( (𝛼+ leaves(𝑟1)
4 ,𝑚− leaves(𝑟1), 𝜃, 𝑒2) ) }
5 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒1 ‖ 𝑒2) ) = 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒1) )
6
⋃︀
𝛾 ( (𝛼,𝑚, 𝜃, 𝑒2) )
7 𝛾 ( (𝛼, 0, 𝜃,Prim 0) ) = { 0 bytes }
8 𝛾 ( (𝛼,𝑚, 𝜃,Prim 𝑛) )
9 | 𝑚 ≡ 𝑛 = { 𝑇 (1 bytes)1 ( · · · T (1 bytes)𝑛 (0 bytes)) }
10 | 𝑚 ̸= 𝑛 = ∅
11 𝛾 ( (𝛼,𝑚, 𝜃,Con 𝑛 𝑒) )
12 | 𝑚 ≡ 𝑛 = 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒) )
13 | 𝑚 ̸= 𝑛 = ∅
14 𝛾 ( (𝛼,𝑚, 𝜃, e @ ?ˆ?) )
15 | 𝛼 mod ?ˆ? ≡ 0 = 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒) )
16 | 𝛼 mod ?ˆ? ̸= 0 = ∅
17 𝛾 ( (𝛼,𝑚, 𝜃, ℓ :: 𝑒) ) = { 𝑁 ℓ 𝑟
18 | 𝑟 ∈ 𝛾 ( (𝛼,𝑚, 𝜃, 𝑒) ) }
19 𝛾 ( (𝛼,𝑚, 𝜃,∃ 𝑓 . 𝑒) ) =
20
𝑚⋃︀
𝑖=0
𝛾 ( (𝛼,𝑚, 𝜃{𝑓 ↦→ 𝑖}, 𝑒) )
21 𝛾 ( (𝛼,𝑚, 𝜃, 𝑓 # 𝑒) )
22 | 𝑓 /∈ dom(𝜃) = ∅
23 | 𝑚 ≡ 𝜃(𝑓) ≡ 0 = { 𝑇 (0 bytes) (0 bytes) }
24 | 𝜃(𝑓) ≡ 0 = ∅
25 | 𝜃(𝑓) > 0
26 = { 𝑇 𝑟1 𝑟2
27 | 𝑟1 ∈
𝑚⋃︀
𝑖=0
𝛾 ( (𝛼, 𝑖, 𝜃, 𝑒) )
28 , 𝑟2 ∈ 𝛾 ( (𝛼+ leaves(𝑟1),𝑚− leaves(𝑟1)
29 , 𝜃{𝑓 ↦→ (𝜃(𝑓)− 1)}, 𝑓 # 𝑒) )
30 , 𝑚 ≡ leaves(𝑟1) + leaves(𝑟2) }
31 𝛾 ( (𝛼,𝑚, 𝑒) ) = 𝛾 ( (𝛼,𝑚, ∅, 𝑒) )
Figure 9. Denotational semantics of Floorplan.
Line Exp Trees Step
17,18 K :: 𝑒1 𝛾 ( 0, 5, ∅, 𝑒1 ) Pick 𝑚 = 5
19,20 𝑒1 = ∃ 𝑛 . 𝑒2 Let 𝜃1 = {𝑛 ↦→ 1}
in 𝛾 ( 0, 5, 𝜃1, 𝑒2 )
Pick 𝑖 = 1
11,12 𝑒2 = Con 5 𝑒3 𝛾 ( 0, 5, 𝜃1, 𝑒3 ) Reduce Con
1,2 𝑒3 = 𝑒hd + 𝑒tl 𝛾 ( 0, 1, 𝜃1, 𝑒hd ) Pick 𝑖 = 1
17,18 𝑒hd = hd :: 𝑒4 𝛾 ( 0, 1, 𝜃1, 𝑒4 ) Reduce name
21,27 𝑒4 = 𝑛# 𝑒5 𝛾 ( 0, 1, 𝜃1, 𝑒5 ) Pick 𝑖 = 1
8,9 𝑒5 = Prim 1 T (1 bytes) (0 bytes) Eval tree
3,4 𝑒4 = 𝑛# 𝑒5 𝛾 ( 0 + 1, 1 −
1, 𝜃1, 𝑒4 )
Resume (#)
23 𝑒4 = 𝑛# 𝑒5 T (0 bytes) (0 bytes) Eval tree
3,4 𝑒hd + 𝑒tl 𝛾 ( 0 + 1, 5 −
1, 𝜃1, 𝑒tl )
Resume (+)
17,18 𝑒tl = tl :: 𝑒6 𝛾 ( 1, 4, 𝜃1, 𝑒6 ) Skip 𝑒tl
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We manually picked values for 𝑚 and 𝑖 in order to
derive tree K0. These derivation steps compute the first
line of the following tree in data type form, with B0 and
B1 representing 0 bytes and 1 bytes respectively:
N "K" (T (N "hd" (T (T B1 B0) (T B0 B0)))
(N "tl" (T (T (N "lft" (T B1 B0))
(N "rgt" (T (T B1 B0)
(T (T B1 B0) (T (T B1 B0) (T B0 B0)))))
) (T B0 B0))))
Certain properties of the denotational semantics from
Figure 9 have been proved8 correct in Coq. Such proper-
ties include that 𝛾 always returns trees with 𝑚 one-byte
leaves and that 𝛾 is a total computable function.
5.3 Compilation rules
Figure 10 shows the rules for compiling a Floorplan sur-
face syntax declaration into a core Floorplan expression.
Figure 11 contains the definitions for translating an
arithmetic expression into natural numbers.
For the translation C ( ⟨layer⟩ ) to be defined, a
⟨layer⟩ must satisfy a few properties. First, all ⟨macro⟩
constructs must have been eliminated and syntactically
replaced with their top-level declarations. Second, the
surface declaration must be validly scoped, meaning ev-
ery use of a ⟨formal-id⟩ must be scoped inside a ⟨layer⟩
defining it. Floorplan is lexically scoped with shadowing.
In Rule (1) of Figure 10 there are three optional con-
structs. Each construct compiles to an expression wrap-
ping the compilation of the containing value: C ( ⟨demarc-val⟩ ) .
For brevity we do not show all 9 permutations of the
⟨layer-simple⟩ rule, i.e. Rule (1), which represents cases
where:
∙ If ⟨formals⟩ is missing, “∃ 𝑓0 . · · · ∃ 𝑓𝑛 . ” disap-
pears.
∙ If ⟨mag⟩ is missing, “M ( ⟨mag⟩ ) ” disappears.
∙ If ⟨align⟩ is missing, “@(∆byte ( ⟨align⟩ ) )” disap-
pears.
∙ A ⟨magAlign⟩ becomes a ⟨mag⟩ and an ⟨align⟩.
6 Rust libraries generated and results
The Floorplan language is implemented as a compiler
targeting Rust code. This section discusses the mechan-
ics of the Floorplan library interface, i.e. how a Floor-
plan specification integrates with a memory manager.
Curious readers should look at the Floorplan compiler
source repository11 to see all the library interfaces gen-
erated. Throughout this section numbers1 on2 words3
refer to line numbers in Figure 12.
8Available in extended version.
9 ( . . . ) separates raised syntax (inside brackets) from lowered
expressions.
10A double-turnstile, Foo ( . . . ) ⊨ Bar, reads as “Bar models
Foo ( . . . ) ”.
11https://github.com/RedlineResearch/floorplan
C ( ⟨layer-simple⟩ ) =
C ( ⟨layer-id⟩ (‘<’ ⟨formals⟩ ‘>’)? ⟨mag⟩? ⟨align⟩? ‘->’
⟨demarc-val⟩ ) , 𝑓𝑖 ∈ ⟨formals⟩
(1) ⊨ ⟨layer-id⟩ :: (∃ 𝑓0 . · · · ∃ 𝑓𝑛 .
(M ( ⟨mag⟩ )
(C ( ⟨demarc-val⟩ ) @ (Δbyte ( ⟨align⟩ ) ))))
C ( ⟨demarc-val⟩ ) = C ( ‘#’ ⟨demarc-val⟩ )
(2) ⊨ let 𝑓 = fresh(⟨demarc-val⟩)
in ∃ 𝑓 . 𝑓 #C ( ⟨demarc-val⟩ )
C ( ⟨demarc-val⟩ ) = C ( ⟨formal-id⟩ ⟨demarc-val⟩ )
(3) ⊨ ⟨formal-id⟩#C ( ⟨demarc-val⟩ )
C ( ⟨seq⟩ ) = C ( ‘seq’ ‘{’ ⟨demarc⟩0 · · · ⟨demarc⟩𝑛 ‘}’ )
(4) ⊨ C ( ⟨demarc⟩0 ) + · · ·+ C ( ⟨demarc⟩𝑛 )
C ( ⟨union⟩ ) =
C ( ‘union’ ‘{’ ⟨demarc⟩0‘|’ · · · ‘|’⟨demarc⟩𝑛‘}’ )
(5) ⊨ C ( ⟨demarc⟩0 ) ‖ · · · ‖C ( ⟨demarc⟩𝑛 )
C ( ⟨field⟩ ) = C ( ⟨field-id⟩ ‘:’ ⟨demarc-val⟩ )
(6) ⊨ ⟨field-id⟩ :: C ( ⟨demarc-val⟩ )
(7) C ( ⟨ptr⟩ ) = C ( (⟨layer-id⟩ | ⟨field-id⟩) ‘ptr’ )
⊨ C ( 1 word )
C ( ⟨enum⟩ ) = C ( ‘enum’ ‘{’ ⟨flag-id⟩0 · · · ⟨flag-id⟩𝑛 ‘}’ )
(8) ⊨ Prim
⌈︀
log2(𝑛+ 1) * 1 byte8 bits
⌉︀
C ( ⟨bits⟩ ) = C ( ‘bits’ ‘{’ ⟨bits-exp⟩0 · · · ⟨bits-exp⟩𝑛 ‘}’ )
(9) ⊨ Prim
⌈︂(︂
𝑛∑︀
𝑖=0
(Δbit⟨bits-exp⟩𝑖)
)︂
* 1 byte8 bits
⌉︂
(10) C ( ⟨size-arith⟩ ) ⊨ Prim (Δbyte⟨size-arith⟩)
Figure 10. Compilation rules for translating surface
syntax to a core expression. Syntax inside oxford-like
brackets9 is surface syntax, and syntax after a double-
turnstile10 ⊨ is a core expression. Formals support list
membership, ∈.
6.1 Code generation & library interface
Figure 12 shows a sampling of the Rust library interface
generated for the immix memory layout of Figure 5.
The compiler generates a struct type for each ⟨layer-id⟩
and ⟨field-id⟩. Address types8,18 are wrappers around a
word (usize) with no runtime overhead. Each address
type implements a Rust trait called Address, providing a
number of generic pointer and arithmetic operations such
as load13, store15, plus23, and sub25, among others12.
This trait requires the four deriving7,17 clauses on each
address type.
12Generic access operations are not programmer-accessible, by
default.
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M ( ‘|’⟨size-arith⟩‘|’ ) (𝑒) ⊨ Con (︀Δbytes ( ⟨size-arith⟩ ) )︀ 𝑒
Δbit ≡ Δ
Δbyte ≡
⌈︁
Δbit * 1 byte8 bits
⌉︁
Δ ( ‘bits’ ) ⊨ 1 bits1 bit , Δ ( ‘bytes’ ) ⊨
8 bits
1 byte
Δ ( ‘words’ ) ⊨ 𝑐𝑤 bits1 word , Δ ( ‘pages’ ) ⊨
𝑐𝑝 bits
1 page
Δ ( ⟨int⟩ ) ⊨ ⟨int⟩
Δ ( ⟨bin⟩ ) ⊨ int(⟨bin⟩)
Δ ( ⟨lit-arith⟩𝑙‘+’⟨lit-arith⟩𝑟 ) ⊨ Δ ( ⟨lit-arith⟩𝑙 ) + Δ ( ⟨lit-arith⟩𝑟 )
Δ ( ⟨lit-arith⟩𝑙‘-’⟨lit-arith⟩𝑟 ) ⊨ Δ ( ⟨lit-arith⟩𝑙 ) −Δ ( ⟨lit-arith⟩𝑟 )
Δ ( ⟨lit-arith⟩𝑙‘*’⟨lit-arith⟩𝑟 ) ⊨ Δ ( ⟨lit-arith⟩𝑙 ) *Δ ( ⟨lit-arith⟩𝑟 )
Δ ( ⟨lit-arith⟩𝑙‘/’⟨lit-arith⟩𝑟 ) ⊨
⌊︀
Δ ( ⟨lit-arith⟩𝑙 ) /Δ ( ⟨lit-arith⟩𝑟 )
⌋︀
Δ ( ⟨lit-arith⟩𝑙‘ˆ’⟨lit-arith⟩𝑟 ) ⊨
(︀
Δ ( ⟨lit-arith⟩𝑙 )
)︀Δ ( ⟨lit-arith⟩𝑟 )
Δ ( ⟨lit-arith⟩ ⟨size-prim⟩ ) ⊨ Δ ( ⟨lit-arith⟩ ) *Δ ( ⟨size-prim⟩ )
Δ ( ⟨size-arith⟩𝑙‘+’⟨size-arith⟩𝑟 ) ⊨ Δ ( ⟨size-arith⟩𝑙 ) + Δ ( ⟨size-arith⟩𝑟 )
Δ ( ⟨size-arith⟩𝑙‘-’⟨size-arith⟩𝑟 ) ⊨ Δ ( ⟨size-arith⟩𝑙 ) −Δ ( ⟨size-arith⟩𝑟 )
Δ ( ⟨field-id⟩‘:’⟨size-arith⟩ ) ⊨ Δ ( ⟨size-arith⟩ )
Figure 11. The rules for computing the in-memory
size of Floorplan arithmetic. M defines core expressions,
while∆models computations over rational numbers. The
constants 𝑐𝑤 and 𝑐𝑝 are architecture-specific. The int()
function casts a binary term to an unsigned natural
number 𝑛.
1 pub const CELL_0_OFFSET : usize = 0;
2 pub const CELL_1_OFFSET : usize = 8;
3 pub const CELL_2_OFFSET : usize = 16;
4 pub const CELL_3_OFFSET : usize = 24;
5 pub const PAYLOAD_OFFSET : usize = 32;
6 #[repr(C)]
7 #[ derive(Copy , Clone , Eq, Hash)]
8 pub struct Cell_1Addr(usize );
9 pub const CELL_1_BYTES_ALIGN : usize = 1;
10 deriveAddr!(Cell_1Addr , CELL_1_BYTES_ALIGN );
11 impl Cell_1Addr {
12 pub fn get_cell(self) -> CellAddr {
13 self.load::<CellAddr >() }
14 pub fn set_cell(self , ptr: CellAddr) {
15 self.store(ptr); } }
16 #[repr(C)]
17 #[ derive(Copy , Clone , Eq, Hash)]
18 pub struct CellAddr(usize );
19 pub const CELL_ALIGN : usize = 3;
20 deriveAddr!(CellAddr , 1 << CELL_ALIGN );
21 impl CellAddr {
22 pub fn cell_1(self) -> Cell_1Addr {
23 self.plus::<Cell_1Addr >( CELL_1_OFFSET) }
24 pub fn from_cell_1(x: Cell_1Addr) -> Self {
25 x.sub::<Self >( CELL_1_OFFSET) } }
Figure 12. Snippets taken from the Rust library gen-
erated for the immix memory layout of Figure 5.
𝐿𝑜 𝐿𝑓 𝑈𝑜 𝑈𝑓 File
24 - 3 - common/address_map.rs
48 - 3 - common/address_bitmap.rs
97 - 15 - common/bitmap.rs
132 - 9 - common/mod.rs
16 17 0 0 heap/mod.rs
27 21 3 0 objectmodel/mod.rs
28 12 0 0 heap/immix/mod.rs
42 42 0 0 obj_init.rs
51 53 2 1 mark.rs
52 53 2 0 trace.rs
72 68 3 0 lib.rs
94 94 1 1 heap/freelist/mod.rs
173 171 4 0 heap/immix/immix_mutator.rs
222 224 8 2 heap/immix/immix_space.rs
285 304 10 4 heap/gc/mod.rs
- 47 - 0 heap/flp/layout.flp
1363 1107 63 8 Total: (19% L, 87% U)
- 530 - 32 heap/flp/mod.rs
- 188 - 7 heap/flp/address.rs
Figure 13. Lines of immix source code, comparing
the original code of [13] with our Floorplan-integrated
version. 𝐿𝑜 and 𝐿𝑓 are the total number of non-empty
lines in the original and Floorplan version respectively.
The 𝑈𝑜 and 𝑈𝑓 columns indicate unsafe lines of code.
The subsequent two columns shows the reduction in the
number of unsafe statements in the code. Entries with a
‘−’ indicate the file is not present in that version. The
Floorplan compiler generates “heap/flp/mod.rs” from
the file “heap/flp/layout.flp”. We calculate line counts
ignoring blank lines, comments, and sole curly braces.
Offset constants1−5 are generated with a particular
architecture in mind (i.e. 64-bit herein). Offset con-
stants, along with alignment constants9,19, are in var-
ious places10,20,23,25 throughout generated Rust code.
The Floorplan compiler generates code which mimics
the modularity of existing memory management sys-
tems [12, 15, 16] and frameworks [6, 7]. This form enables
pain-free manual inspection of generated code.
Finally we have the four functions12,24,22,24 generated
in our example of Figure 12. The first function, get_-
cell12, requires a valid Cell_1Addr in order to call it and
returns the contents of the cell_1 field of a cell wrapped
in a CellAddr. The Floorplan compiler and interface
provide behind-the-scenes unwrapping, accessing, and
rewrapping of values (with no dynamic runtime overhead)
into Rust types. In this paradigm the Rust type system
enforces address-level type safety. The abundance of
generated Rust address types also provided us with
continual syntactic cues, telling us which address types
were involved in some computation.
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Benchmark Original (s) Floorplan (s) GCs Live (MB)
gcbench 30.10± 1.28 28.94± 1.84 96 134
initobj 12.54± 0.96 12.87± 1.21 28 114
exhaust 15.91± 0.63 15.86± 1.80 86 359
trace 12.61± 0.88 12.52± 0.58 28 114
Figure 14. Runtimes and GCs triggered per bench-
mark.
The main cost we see in our approach to integrating a
Floorplan specification with an existing garbage collector
pertains to how a generated library gets called. Upon
modifying the immix specification dozens of lines of GC
code would become stale, requiring manual modifications
to various library call-sites. Such Rust compiler errors
naturally provided us with a task list of places in the
GC code to update.
While integrating generated code into the immix code
base we had to make a few modest changes. The most
extensive change involved modifying type signatures of
nearly every functions in the garbage collector to refer
to the generated address types. The next most extensive
change involved finding each pointer calculation in the
code and replacing it with a generated version. This
part was less extensive because there were fewer pointer
calculations than type signatures in the code. Nearly
every change made involved a one-to-one replacement of
individual lines.
6.2 Results
In Figure 13, we see that the programmer must write
19% fewer lines of code, including the Floorplan spec-
ification. The first four lines of the figure indicate the
address map and bitmap files are completely eliminated
by switching to Floorplan. These files were replaced by
“layout.flp’, just above the Total line. Most other changes
were line-for-line replacements such as changing untyped
address variables into their correspondingly typed Floor-
plan address types.
In Figure 13, we account for the number of unsafe
statements of code in the implementation before and
after integrating with Floorplan. A plurality of unsafe
statements in the original code occur in special-purpose
data structures (bitmaps) which were obviated by Floor-
plan. In total, the number of unsafe statements in the
runtime system decreased by 87%: only 8 statements re-
main. Of the remaining statements, four main categories
emerge: system-level allocation (2), error-handling (1),
a stack-scanning FFI for C (4), and Rust vector access
optimization (1).
Floorplan could reasonably handle system-level allo-
cation, but we leave this up to the programmer for in-
creased flexibility. The stack-scanning and error-handling
lines are unsafe as a result of program control-flow, mak-
ing Floorplan wholly unsuited to the task. Lastly, the
unsafety of an optimized vector access would seem to
be suitable for Floorplan to handle but required con-
verting the representation of Rust data structures into
Floorplan-constructed ones.
Benchmarks: We ran four benchmarks provided with
the immix implementation, respectively named exhaust,
initobj, gcbench, and trace. All benchmarks had internal
parameters modified in order to trigger substantially
more GCs than originally written for, and we recorded
average runtimes and standard deviations for 100 runs
of each benchmark as detailed below. A set of 5 warm-
up runs of each benchmark were run prior to the 100
runs, with a 10 second cool-down in-between benchmarks.
Benchmarks ran on a 12−core, 2.80 GHz Intel Xeon
(X5660) processor running Arch Linux with 12 GB of
RAM installed and an immix heap of 400 MB.
The benchmarks are called gcbench, initobj, trace,
and exhaust; they respectively (1) construct application-
level trees of certain depths, (2) stress test initialization,
(3) trace freshly allocated objects, and (4) induce high
memory pressure. In all cases Figure 14 shows no dis-
cernible difference between Floorplan’s performance and
the original benchmarks, with runtimes ranging from
10 − 30 seconds per run. This result agrees with our
initial hypothesis: Floorplan generated code abstracts
away common memory layout patterns without changing
the performance of address computations.
We also manually inspected the assembly code gen-
erated for accessing of bitmaps for immix line liveness,
reference bytes, and mark bits. Figure 15 shows the seg-
ment of code for line marking, extracted from the GC’s
object tracing procedure. Importantly, lines 8, 10, 11,
and 15 of the original code (highlighted in red) corre-
spond directly to four lines in the Floorplan-generated
version. Those four lines respectively compute a byte
offset of a cell into the heap8, compute the index of
the corresponding line10, mark the line as live 11 (1
is Live from Figure 5), and mark the next12 line as
conservatively live (3 is ConservLive).
Additionally this code detects cells outside the heap1−4,
and detects12−14 the last line index in the heap.13 Control-
flow instructions2,4,14,16 are highlighted in gray , and
the remaining instructions (in blue ) load metadata3,5,6
about the heap from a Rust struct. Modulo register al-
location and precise instruction ordering, the purpose
of each line of assembly is computed with an identical
instruction opcode.
13Allocating an extra entry in the line mark table would obviate
these lines.
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Original code
1 cmp r13, rdx
2 jb .LBB250_6
3 cmp r13, qword ptr [rsi + 24]
4 jae .LBB250_6
5 mov r8, qword ptr [rsi + 56]
6 mov rbx, qword ptr [rsi + 64]
7 mov rax, r13
8 sub rax, qword ptr [rsi + 48]
9 mov byte ptr [rcx + rbp], dil
10 shr rax, 8
11 mov byte ptr [r8 + rax], 1
12 add rbx, -1
13 cmp rax, rbx
14 jae .LBB250_6
15 mov byte ptr [r8 + rax + 1], 3
16 .LBB250_6:
Floorplan code
cmp r14, rbp
jb .LBB141_6
cmp r14, qword ptr [rax + 24]
jae .LBB141_6
mov byte ptr [r10 + rbx], r9b
mov rcx, qword ptr [rax + 56]
mov rsi, r14
sub rsi, qword ptr [rax + 48]
shr rsi, 8
mov byte ptr [rsi + rcx], 1
mov rax, qword ptr [rax + 64]
add rax, -1
cmp rsi, rax
jae .LBB141_6
mov byte ptr [rcx + rsi + 1], 3
.LBB141_6:
Figure 15. x86 Intel assembly code for marking immix
lines.
6.3 Discussion
We observe a reduction in code-base size by nearly 20%
in immix-rust. This alleviates some of the technical debt
of maintaining a memory manager: eliminating numerous
interrelated offset constants and pointer arithmetic oper-
ations. These operations corrupt memory when applied
improperly. These errors could eventually be obviated
with theorem-proving techniques over Floorplan specifi-
cations.
In lieu of obviating errors, we intend to develop de-
bugging infrastructure capable of detecting memory cor-
ruption at the first sign of layout integrity failure. A
layout integrity failure occurs when a load or store oper-
ation conflicts with the addressee’s intended type. The
intended type of a piece of memory derives from policy
decisions made earlier in a memory manager’s execu-
tion. For example, after the mark phase of a mark-sweep
garbage collector, certain memory cells implicitly have
type “free cell”. A buggy deallocation scheme can only
corrupt memory in generated (unsafe) address calcula-
tions. These calculations can, and we’ve discovered do,
encompass most all unsafe lines of code. Generated code
can readily be instrumented by the Floorplan compiler.
7 Related work
7.1 Declarative layout specifications
Our work is inspired by PADS [9, 10], a declarative
embedded DSL for describing and parsing ad hoc data
structures (PADS). PADS excels at describing log files
containing textual data. For example, a PADS descrip-
tion encodes arrays of partitioned data. PADS captures
the structure of such an array as a type. Floorplan too
declaratively describes arrays of data. In contrast to
PADS, Floorplan excels at describing heap layouts con-
taining binary data. A Floorplan specification alone is
not sufficient in order to parse raw pages.
The authors of FlashRelate [4] presented work on “a
novel domain specific language called Flare that extends
traditional regular expressions with [two-dimensional]
spatial constraints.” The underlying spatial principle of
the Flare language inspired that of Floorplan: a novel do-
main specific language augmenting a context-free gram-
mar with one-dimensional layout constraints. The work
on FlashRelate is motivated by data-cleaning tasks and
thus aims to heuristically solve the parsing of semi-
structured two-dimensional data. In contrast, this work
is motivated by the runtime system development task of
implementing a memory manager and thus aims to de-
ductively specify the memory layout of an unstructured
one-dimensional virtual address space.
7.2 Memory management frameworks
An imperative heap layout abstraction framework known
as Heap Layers [6] tackles the problem of implementing
“clean, easy-to-use allocator interfaces” which are “based
on C++ templates and inheritance.” Heap Layers’ use
of template parameters is very similar to this work’s
notion of declaratively specifying the properties of a
memory layout. Similarly, the Memory Management
Toolkit (MMTk) [7] tackles the problem of implementing
garbage collectors where the “resulting system is more
robust, easier to maintain, and has fewer defects than
monolithic collectors.” As for defects related to memory
layout, work on implementing an immix GC in Rust [13]
aims to eliminate safety defects with static safety.
8 Conclusion
In this paper we presented a declarative language, Floor-
plan, for implementing the memory layout of memory
managed systems in Rust. We presented a 47 line Floor-
plan specification for the memory layout of the state-of-
the-art garbage collection algorithm immix. The com-
piler generated 877 lines of Rust code replacing 67 lines
of pointer arithmetic, 25 lines of offset constants, and
169 lines of bitmap code.
Acknowledgments
This material is based upon work supported by the
National Science Foundation under Grant No. 1717373.
References
[1] Martin Aigner, Christoph M. Kirsch, Michael Lippautz,
and Ana Sokolova. 2015. Fast, Multicore-scalable, Low-
fragmentation Memory Allocation Through Large Virtual
Memory and Global Data Structures. In Proceedings of the
13
PL’19, January 01–03, 2019, New York, NY, USA Karl Cronburg and Samuel Z. Guyer
2015 ACM SIGPLAN International Conference on Object-
Oriented Programming, Systems, Languages, and Applica-
tions (OOPSLA 2015). ACM, New York, NY, USA, 451–469.
https://doi.org/10.1145/2814270.2814294
[2] B. Alpern, S. Augart, S. M. Blackburn, M. Butrico, A. Coc-
chi, P. Cheng, J. Dolby, S. Fink, D. Grove, M. Hind, K. S.
McKinley, M. Mergen, J. E. B. Moss, T. Ngo, and V. Sarkar.
2005. The Jikes Research Virtual Machine Project: Building
an Open-source Research Community. IBM Syst. J. 44, 2
(Jan. 2005), 399–417. https://doi.org/10.1147/sj.442.0399
[3] Krzysztof Apt. 2003. Principles of Constraint Programming.
Cambridge University Press, New York, NY, USA.
[4] Daniel W. Barowy, Sumit Gulwani, Ted Hart, and Benjamin
Zorn. 2015. FlashRelate: Extracting Relational Data from
Semi-structured Spreadsheets Using Examples. In Proceedings
of the 36th ACM SIGPLAN Conference on Programming
Language Design and Implementation (PLDI ’15). ACM,
New York, NY, USA, 218–228. https://doi.org/10.1145/
2737924.2737952
[5] Emery D. Berger, Kathryn S. McKinley, Robert D. Blumofe,
and Paul R. Wilson. 2000. Hoard: A Scalable Memory Allo-
cator for Multithreaded Applications. SIGPLAN Not. 35, 11
(Nov. 2000), 117–128. https://doi.org/10.1145/356989.357000
[6] Emery D. Berger, Benjamin G. Zorn, and Kathryn S. McKin-
ley. 2001. Composing High-performance Memory Alloca-
tors. In Proceedings of the ACM SIGPLAN 2001 Confer-
ence on Programming Language Design and Implementa-
tion (PLDI ’01). ACM, New York, NY, USA, 114–124.
https://doi.org/10.1145/378795.378821
[7] Stephen M. Blackburn, Perry Cheng, and Kathryn S. McKin-
ley. 2004. Oil and Water? High Performance Garbage Col-
lection in Java with MMTk. In Proceedings of the 26th In-
ternational Conference on Software Engineering (ICSE ’04).
IEEE Computer Society, Washington, DC, USA, 137–146.
http://dl.acm.org/citation.cfm?id=998675.999420
[8] Stephen M. Blackburn and Kathryn S. McKinley. 2008. Immix:
A Mark-region Garbage Collector with Space Efficiency, Fast
Collection, and Mutator Performance. In Proceedings of the
29th ACM SIGPLAN Conference on Programming Language
Design and Implementation (PLDI ’08). ACM, New York,
NY, USA, 22–32. https://doi.org/10.1145/1375581.1375586
[9] Kathleen Fisher, Nate Foster, David Walker, and Kenny Q.
Zhu. 2011. Forest: A Language and Toolkit for Programming
with Filestores. In Proceedings of the 16th ACM SIGPLAN
International Conference on Functional Programming (ICFP
’11). ACM, New York, NY, USA, 292–306. https://doi.org/
10.1145/2034773.2034814
[10] Kathleen Fisher and Robert Gruber. 2005. PADS: A Domain-
specific Language for Processing Ad Hoc Data. SIGPLAN
Not. 40, 6 (June 2005), 295–304. https://doi.org/10.1145/
1064978.1065046
[11] Bradley C. Kuszmaul. 2015. SuperMalloc: A Super Fast
Multithreaded Malloc for 64-bit Machines. In Proceedings of
the 2015 International Symposium on Memory Management
(ISMM ’15). ACM, New York, NY, USA, 41–55. https:
//doi.org/10.1145/2754169.2754178
[12] Doug Lea. 1991. A Memory Allocator. http://g.oswego.edu/
dl/html/malloc.html Accessed: 2018-09-28.
[13] Yi Lin, Stephen M. Blackburn, Antony L. Hosking, and
Michael Norrish. 2016. Rust As a Language for High Per-
formance GC Implementation. In Proceedings of the 2016
ACM SIGPLAN International Symposium on Memory Man-
agement (ISMM 2016). ACM, New York, NY, USA, 89–98.
https://doi.org/10.1145/2926697.2926707
[14] Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil,
Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa
Reddi, and Kim Hazelwood. 2005. Pin: Building Cus-
tomized Program Analysis Tools with Dynamic Instrumen-
tation. In Proceedings of the 2005 ACM SIGPLAN Con-
ference on Programming Language Design and Implemen-
tation (PLDI ’05). ACM, New York, NY, USA, 190–200.
https://doi.org/10.1145/1065010.1065034
[15] Simon Marlow, Tim Harris, Roshan P. James, and Simon
Peyton Jones. 2008. Parallel Generational-copying Garbage
Collection with a Block-structured Heap. In Proceedings of
the 7th International Symposium on Memory Management
(ISMM ’08). ACM, New York, NY, USA, 11–20. https:
//doi.org/10.1145/1375634.1375637
[16] Sun Microsystems. 2006. Hotspot. http://openjdk.java.net/
groups/hotspot/ Accessed: 2018-09-28.
[17] Nicholas Nethercote and Julian Seward. 2007. Valgrind: A
Framework for Heavyweight Dynamic Binary Instrumentation.
In Proceedings of the 28th ACM SIGPLAN Conference on
Programming Language Design and Implementation (PLDI
’07). ACM, New York, NY, USA, 89–100. https://doi.org/10.
1145/1250734.1250746
14
